

CLEAN COPY OF AMENDED CLAIMS

1 ~~sub~~ 19. A microprocessor chip, comprising:
2 68/ instruction pipeline circuitry; and
3 interrupt circuitry cooperatively designed with the instruction pipeline circuitry to
4 trigger an interrupt on execution of an instruction of a process in accordance with
5 synchronous interrupt criteria, the interrupt criteria being based at least in part on a memory
6 state of the computer and the address of the instruction, wherein the architectural definition
7 of the instruction in an emulated architecture does not call for an interrupt.

~~F2~~ ~~sub~~ 58. The microprocessor chip of claim 19, wherein the interrupt criteria are further
613/ based on the value of the instruction.